View MT90826_171793.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MT90826
Quad Digital Switch Advanced Information
Features
* * * * * * * * * * * * 4,096 x 4,096 channel non-blocking switching at 8.192 or 16.384 Mb/s Per-channel variable or constant throughput delay Accept ST-BUS streams of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s, or 16.384 Mb/s Split Rate mode allows mix of two bit rates and rate conversions Automatic frame offset delay measurement for ST-BUS input and output streams Per-stream frame delay offset programming Per-channel high impedance output control Bit Error Monitoring on selected ST-BUS input and output channels. Per-channel message mode Connection memory block programming IEEE-1149.1 (JTAG) Test Port 3.3V local I/O with 5V tolerant inputs and TTL compatible outputs Medium and large switching platforms CTI application Voice/data multiplexer Digital cross connects WAN access system Wireless base stations
VDD VSS TMS TDI TDO TCK DS5197 ISSUE 2 June 1999
Ordering Information MT90826AL MT90826AG 160 Pin MQFP 160 Pin PBGA -40 to +85 C
Description
The MT90826 Quad Digital Switch has a nonblocking switch capacity of 4,096 x 4,096 channels at a serial bit rate of 8.192Mb/s or 16.384 Mb/s, 2,048 x 2,048 channels at 4.096Mb/s and 1024 x 1024 channels at 2.048Mb/s. The device has many features that are programmable on a per stream or per channel basis, including message mode, input offset delay and high impedance output control. The per stream input and output delay control is particularly useful for managing large multi-chip switches with a distributed backplane. Operating in Split Rate mode allows for switching between two groups of bit rate streams.
Applications
* * * * * *
TRST
IC1
RESET
ODE
Test Port
STi0/FEi0 STi1/FEi1 * * * STi31/FEi31
Serial to Parallel Converter Internal Registers Connection Memory Multiple Buffer Data Memory Output MUX
Parallel to Serial Converter
STo0 STo1 * * * STo31
Timing Unit
Microprocessor Interface
PLLVDD PLLVSS CLK F0i
IC2 IC3 DT1 AT1
DS
CS
R/W
A13-A0
DTA
D15-D0
Figure 1 - Functional Block Diagram
1
MT90826
CMOS
Advanced Information
NC STo22 STo23 VSS VDD STi24/FEi24 STi25/FEi25 STI26/FEi26 STi27/FEi27 VSS STo24 STo25 STo26 STo27 VSS VDD STi28/FEi28 STi29/FEi29 STi30/FEi30 STi31/FEi31 VSS STo28 STo29 STo30 STo31 VSS VDD D0 D1 D2 D3 D4 D5 D6 D7 VSS VDD D8 NC NC
NC STo21 STo20 VSS STi23/FEi23 STi22/FEi22 STi21/FEi21 STi20/FEi20 VDD VSS STo19 STo18 STo17 STo16 VSS STi19/FEi19 STi18/FEi18 STi17/FEi17 STi16/FEi16 VDD VSS STo15 STo14 STo13 STo12 VSS STi15/FEi15 STi14/FEi14 STi13/FEi13 STi12/FEi12 VDD VSS STo11 STo10 STo9 STo8 VSS STi11/FEi11 STi10/FEi10 NC 119 117 115 113 111 109 107 105 103 101 121 123 125 127 129 131 69 133 67 135 65 137 63 139 61 141 143 145 147 53 149 51 151 49 153 155 157 159 47 45 43 41 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 99 97 95 93 91 89 87 85 83 81 79 77 75 73 71 NC STi9/FEi9 STi8/FEi8 VDD VSS STo7 STo6 STo5 STo4 VSS STi7/FEi7 STi6/FEi6 STi5/FEi5 STi4/FEi4 VDD VSS STo3 STo2 STo1 STo0 VSS STi3/FEi3 STi2/FEi2 STi1/FEi1 STi0/FEi0 ODE VDD VSS CLK PLLVDD PLLGND DT1 AT1 F0i IC3 VSS IC2 RESET IC1 XTM2
160 Pin MQFP 28mm x 28mm Pin Pitch 0.65mm
59 57 55
2
NC NC D9 D10 D11 D12 D13 D14 D15 DTA VSS VDD CS R/W DS A0 A1 A2 A3 A4 VSS VDD A5 A6 A7 A8 A9 A10 A11 A12 A13 VSS VDD TMS TDI TDO TCK TRST NC XTM1
Figure 2 - 160-Pin MQFP Pin Connections
Advanced Information
CMOS
MT90826
1 1
2
3
4
5
6
7
8
9
10
11
12
13
A STi26 B STi27 C STo26 STo25 D STo27 E STi30 F STi31 G STo28 H STo30 J D1 K D5 L D8 M D10 N D13 D14 D15 R/W DS A1 A2 A4 A5 A6 TMS TDO TCK D11 D12 DTA CS A0 A3 A7 A8 A11 TDI TRST RESET D9 NC NC NC NC A9 A10 A12 A13 D6 D7 GND VDD VDD VDD NC PLLVDD PLLGND XTM1 F0i CLK D3 D4 VDD GND GND GND GND GND VDD XTM2 AT1 ODE STo31 D2 VDD GND GND GND DT1 STi1 STi0 STo29 D0 VDD GND STi29 NC VDD GND GND VDD STo1 STi5 STi4 STi28 NC VDD GND GND GND GND GND VDD STo2 STi7 STi6 STo24 STo22 GND VDD VDD VDD VDD VDD GND STo3 STo6 STo4 STo23 STo19 STo18 STo17 STo16 STi15 STi14 STi13 STi12 STo7 STo5 STi25 STo21 STi23 STi21 STi19 STi17 STo14 STo12 STo11 STo9 STi11 STi8 STi24 STo20 STi22 STi20 STi18 STi16 STo15 ST013 STo10 STo8 STi10 STi9
TOP VIEW
GND
VDD
STo0
STi3
STi2
IC1
IC2
IC3
1
- A1 corner is identified by metallized markings. 23mm x 23mm Ball Pitch 1.5mm
Figure 3 - 160-Pin PBGA Pin Connections
Pin Description
Pin # MQFP Pin # PBGA Name VDD Description +3.3 Volt Power Supply
12,22,33,54, D5,D6,D7,D8,D9, 66,77,90,101, E4,E10,F4, 112,125,136, F10,G4,G10, 147,157 H4,J4,J10,K5, K6,K7 11,21,32,45, 53,60,65,71, 76,84,89,95, 100,106,111, 117,124,130, 135,141,146, 156 D4,D10,E5,E6,E7 , E8,E9,F5,F9,G5, G9,H5,H9,H10,J5 , J6,J7,J8,J9,K4
Vss
Ground
3
MT90826
CMOS
Advanced Information
Pin Description (continued)
Pin # MQFP 34 Pin # PBGA N11 Name TMS Description Test Mode Select (3.3V Input with Internal pull-up): JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven. Test Serial Data In (3.3V Input with Internal pull-up): JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven. Test Serial Data Out (3.3V Output): JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled. Test Clock (5V Tolerant Input): Provides the clock to the JTAG test logic. Test Reset (3.3V Input with internal pull-up): Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed low on power-up, or held low, to ensure that the device is in the normal functional mode. PLL Test Access 1 (3.3V Input): Use for PLL testing only. No connect for normal operation. PLL Test Access 1 (3.3V Input): Use for PLL testing only. No connect for normal operation. Internal Connection 1 (3.3V Input with internal pulldown): Connect to VSS for normal operation. Device Reset (5V Tolerant Input): This input (active LOW) puts the device in its reset state which clears the device internal counters and registers. Internal Connection 2 (3.3V Input with internal pulldown): Connect to VSS for normal operation. When IC3 pin is tied to 3.3V, this pin is used as the PLL bypass clock input for PLL testing only. Internal Connection 3 (3.3V Input with internal pulldown): Connect to VSS for normal operation. When this pin is tied to 3.3V, it enables the PLL bypass mode for PLL testing only. Master Frame Pulse (5V Tolerant Input): This input accepts a 60ns wide negative frame pulse. Analog Test Access (Bidirectional): Use for PLL testing only. No connect for normal operation. Digital Test Access Output (Output): Use for PLL testing only. No connect for normal operation. Phase Lock Loop Ground. Phase Lock Loop Power Supply: 3.3V
35
M11
TDI
36
N12
TDO
37 38
N13 M12
TCK TRST
40 41 42 43
K11 J11 L11 M13
XTM1 XTM2 IC1 RESET
44
L12
IC2
46
L13
IC3
47 48 49 50 51
K12 J12 H11 K10 K9
F0i AT1 DT1 PLLGND PLLVDD
4
Advanced Information
CMOS
MT90826
Pin Description (continued)
Pin # MQFP 52 Pin # PBGA K13 Name CLK Description Master Clock (5V Tolerant Input): Serial clock for shifting data in/out on the serial streams. This pin accepts a clock frequency of 8.192MHz or 16.384 MHz. The CPLL bit in the control register determines the usage of the clock frequency. See Table 6 for details. Output Drive Enable (5V Tolerant Input): This is the output-enable control pin for the STo0 to STo31 serial outputs. See Table 2 for details. Serial Input Streams 0 to 31 and Frame Evaluation Inputs 0 to 31 (5V Tolerant Inputs): Serial data input streams. These streams may have data rates of 2.048, 4.096, 8.192 or 16.384 Mb/s, depending upon the value programmed at bits DR0 - DR2 in the control register. In the frame evaluation mode, they are used as the frame evaluation inputs.
55
J13
ODE
56 57 58 59 67-70 78,79 82,83 91-94 102-105 113-116 126-129 137-140 61-64 72-75 85-88 96-99 107-110 118,119 122,123 131-134 142-145 148-153 154,155 158 3-7 8,9
H13 H12 G13 G12 F13,F12,E13,E12 B13,A13 A12,B12 C11,C10,C9,C8 A7,B7,A6,B6 A5,B5,A4,B4 A2,B2,A1,B1 E2,F2,E1,F1 G11,F11,E11,D11 D13,C13,D12,C12 A11,B11,A10,B10 B9,A9,B8,A8 C7,C6,C5,C4 A3,B3 D3,C3 D2,C2,C1,D1 G1,G2,H1,H2 G3,J1,H3,J2,J3,K1, K2,K3 L1 L2,M1,M2,M3,N1, N2,N3
STi0/FEi0, STi1/FEi1 STi2/FEi2 STi3/FEi3 STi4-7/FEi4-7 STi8-9/FEi8-9 STi10-11/FEi10-11 STi12-15/FEi12-15 STi16-19/FEi16-19 STi20-23/FEi20-23 STi24-27/FEi24-27 STi28-31/FEi28-31 STo0 - 3 STo4 - 7 STo8 - 11 STo12 - 15 STo16 - 19 STo20, STo21 STo22, STo23 STo24 - 27 STo28 - 31 D0 - 5, D6,D7 D8 D9 - 13 D14,D15
ST-BUS Output 0 to 31 (Three-state Outputs). Serial data output streams. These streams may have data rates of 2.048, 4.096, 8.192, or 16.384 Mb/s, depending upon the value programmed at bits DR0 - DR2 in the control register.
Data Bus 0 -15 (5V Tolerant I/O): These pins form the 16-bit data bus of the microprocessor port.
10
M4
DTA
Data Transfer Acknowledgment (Three-state Output): This output pulses low from tristate to indicate that a databus transfer is complete. A pull-up resistor is required to hold a HIGH level when the pin is tristated. Data Strobe (5V Tolerant Input): This active low input works in conjunction with CS to enable the read and write operations. Read/Write (5V Tolerant Input): This input controls the direction of the data bus lines (D0-D15) during a microprocessor access. Chip Select (5V Tolerant Input): Active low input used by a microprocessor to activate the microprocessor port. Address 0 - 13 (5V Tolerant Input): These lines provide the A0 - A13 address lines when accessing the internal registers or memories. No Connect
15
N5
DS
14
N4
R/W
13
16-20 23-31 1,2,39,80,81,120, 121,159,160
M5
M6,N6,N7,M7,N8 N9,N10,M8,M9,L7 L8,M10,L9,A10 E3,F3,K8, L3,L4,L5,L6
CS A0 - A4 A5-A13 NC
5
MT90826
CMOS
Advanced Information
The microport interface is compatible with Motorola non-multiplexed buses. Connection memory locations may be directly written to or read from; data memory locations may be directly read from. A DTA signal is provided to hold the bus until the asynchronous microport operation is queued into the device. For applications that require no wait states, indirect reading and writing may be used. Intermediary registers are directly programmed with the write data and address, or read address. The data in the intermediary registers is internally transferred synchronous with the operation of the internal state machines. Completion of the operation is indicated by a status register flag.
Device Overview
The MT90826 Quad Digital Switch is capable of switching up to 4,096 x 4,096 channels. The MT90826 is designed to switch 64 kbit/s PCM or N x 64k bit/s data. The device maintains frame integrity in data applications and minimum throughput delay for voice applications on a per channel basis. The serial input streams of the MT90826 can have a bit rate of 2.048, 4.096, 8.192 or 16.384 Mbit/s and are arranged in 125s wide frames, which contain 32, 64,128 or 256 channels, respectively. The data rates on input and output streams match. All inputs and outputs may be programmed to 2.048, 4.096 or 8.192 Mb/s. STi0-15 and STo0-15 may be set to 16.384 Mb/s. Combinations of two bit rates, N and 2N are provided. See Table 1. By using Mitel's message mode capability, the microprocessor can access input and output timeslots on a per channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS devices. The frame offset calibration function allows users to measure the frame offset delay for streams STi0 to STi31. The offset calibration is activated by a frame evaluation bit in the frame evaluation register. The evaluation result is stored in the frame evaluation registers and can be used to program the input offset delay for individual streams using internal frame input offset registers.
Functional Description
A functional Block Diagram of the MT90826 is shown in Figure 1. Data and Connection Memory For all data rates, the received serial data is converted to parallel format by internal serial-toparallel converters and stored sequentially in the data memory. Depending upon the selected operation programmed in the control register, the usable data memory may be as large as 4,096 bytes. The sequential addressing of the data memory is performed by an internal counter, which is reset by the input 8 kHz frame pulse (F0i) to mark the frame boundaries of the incoming serial data streams. Data to be output on the serial streams may come from either the data memory or connection memory.
Serial Interface Mode 8 Mb/s 16 Mb/s 4 Mb/s and 8 Mb/s
Input Stream STi0-31 STi0-15 STi0-15 STi15-31
Input Data Rate 8 Mb/s 16 Mb/s 4 Mbs/ 8 Mb/s 16 Mb/s 8 Mb/s 4 Mb/s 2 Mb/s 4 Mb/s 2 Mb/s
Output Stream STo0-31 STo0-15 STo0-15 STo16-31 STo0-11 STo12-19 STo0-31 STo0-15 STo16-31 STo0-31
Output Data Rate 8 Mb/s 16 Mb/s 4 Mb/s 8 Mb/s 16 Mb/s 8 Mb/s 4 Mb/s 2 Mb/s 4 Mb/s 2 Mb/s
16 Mb/s and 8 Mb/s
STi0-11 STi12-19
4 Mb/s 2 Mb/s and 4 Mb/s
STi0-31 STi0-15 STi16-31
2 Mb/s
STi0-31
Table 1 - Stream Usage and External Clock Rates
6
Advanced Information
Locations in the connection memory are associated with particular ST-BUS output channels. When a channel is due to be transmitted on an ST-BUS output, the data for this channel can be switched either from an ST-BUS input in connection mode, or from the lower half of the connection memory in message mode. Data destined for a particular channel on a serial output stream is read from the data memory or connection memory during the previous channel timeslot. This allows enough time for memory access and parallel-to-serial conversion. Connection and Message Modes In the connection mode, the addresses of the input source data for all output channels are stored in the connection memory. The connection memory is mapped in such a way that each location corresponds to an output channel on the output streams. For details on the use of the source address data (CAB and SAB bits), see Table 18. Once the source address bits are programmed by the microprocessor, the contents of the data memory at the selected address are transferred to the parallel-to-serial converters and then onto an STBUS output stream. By having several output channels connected to the same input source channel, data can be broadcasted from one input channel to several output channels. In message mode, the microprocessor writes data to the connection memory locations corresponding to the output stream and channel number. The lower half (8 least significant bits) of the connection memory content is transferred directly to the parallelto-serial converter. This data will be output on the ST-BUS streams in every frame until the data is changed by the microprocessor. The three most significant bits of the connection memory controls the following for an output channel: message or connection mode, constant or variable delay mode, enables/tristate the ST-BUS output
CMOS
MT90826
drivers and bit error test pattern enable. If an output channel is set to a high-impedance state by setting the OE bit to zero in the connection memory, the STBUS output will be in a high impedance state for the duration of that channel. In addition to the perchannel control, all channels on the ST-BUS outputs can be placed in a high impedance state by pulling the ODE input pin low and programming the output stand by (OSB) bit in the control register to low. This action overrides the individual per-channel programming by the connection memory bits. See Table 2 for detail. The connection memory data can be accessed via the microprocessor interface through the D0 to D15 pins. The addressing of the device internal registers, data and connection memories is performed through the address input pins and the Memory Select (MS) bit of the control register. Clock Timing Requirements The master clock (CLK) frequency must be either at 8.192 or 16.384MHz for serial data rate of 2.048, 4.096, 8.192 and 16.384Mb/s; see Table 6 for the selections of the master clock frequency.
Switching Configurations
The MT90826 maximum non-blocking switching configurations is determined by the data rates selected for the serial inputs and outputs. The switching configuration is selected by three DR bits in the control register. See Table 5 and Table 6. 8Mb/s mode (DR2=0, DR1=0, DR0=0) When the 8Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 128 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. Table 1 summarizes the switching configurations and the relationship between different serial data rates and the master clock frequencies.
ODE pin 0 X 1 0 1
OSB bit in Control register 0 X 0 1 1
OE bit in Connection Memory X 0 1 1 1
ST-BUS Output Driver High-Z Per Channel High-Z Enable Enable Enable
Table 2 - Output High Impedance Control
7
MT90826
CMOS
Advanced Information
The internal master clock, which has a fixed relationship with the CLK and F0i depending upon the mode of operation, is used as the reference timing signal to determine the input frame delays. See Figure 4 for the signal alignments between the internal and the external master clocks. A measurement cycle is started by setting the start frame evaluation (SFE) bit low for at least one frame. Then the evaluation starts when the SFE bit in the control register is changed from low to high. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 9 of the FAR register. The SFE bit must be set to zero before a new measurement cycle started. The falling edge of the frame measurement signal (FEi) is evaluated against the falling edge of the frame pulse (F0i). See Table 7 for the description of the frame alignment register. Input Frame Offset Selection Input frame offset selection allows the channel alignment of individual input streams, which operate at 4.096Mb/s, 8.192Mb/s or 16.384Mb/s, to be shifted against the input frame pulse (F0i). The input offset selection is not available for streams operated at 2.048Mb/s. This feature is useful in compensating for variable path delays caused by serial backplanes of variable lengths, which may be implemented in large centralized and distributed switching systems. Each input stream has its own delay offset value programmed by the input delay offset registers. Each delay offset register can control 4 input streams. There are eight delay offset registers (DOS0 to DOS7) to control 32 input streams. Possible adjustment can range up to +4.5 internal master clock periods forward with resolution of 1/2 internal master clock period. See Table 8 and Table 9 for frame input delay offset programming. Output Advance Offset Selection
16Mb/s mode (DR2=0, DR1=0, DR0 =1) When the 16Mb/s mode is selected, the device is configured with 16-input/16-output data streams each having 256 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. 4Mb/s and 8Mb/s mode (DR2=0, DR1=1, DR0=0) When the 4Mb/s and 8Mb/s mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 4Mb/s and STi16-31/STo16-31 have a data rate of 8Mb/s. This mode allows a maximum non-blocking capacity of 3,072 x 3,072 channels. 16Mb/s and 8Mb/s mode (DR2=0, DR1=1, DR0=1) When the 16Mb/s and 8Mb/s mode is selected, the device is configured with 20-input/20-output data streams. STi0-11/STo0-11 have a data rate of 16Mb/ s and STi12-19/STo12-19 have a data rate of 8Mb/s. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. 4Mb/s mode (DR2=1, DR1=0, DR0=0) When the 4Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 64 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 2,048 x 2,048 channels. 2Mb/s and 4Mb/s mode (DR2=1, DR1=0, DR0=1) When the 2Mb/s and 4Mb/s mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 2Mb/s and STi16-31/STo16-31 have a data rate of 4Mb/s. This mode allows a maximum non-blocking capacity of 1,536 x 1,536 channels. 2Mb/s mode (DR2=1, DR1=1, DR0 =0) When the 2Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 32 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 1,024 x 1,024 channels. Serial Input Frame Alignment Evaluation The MT90826 provides the frame evaluation inputs, FEi0 to FEi31, to determine different data input delays with respect to the frame pulse F0i. By using the frame evaluation input select bits (FE0 to FE4) of the frame alignment register (FAR), users can select one of the thirty-two frame evaluation inputs for the frame alignment measurement.
The MT90826 allows users to advance individual output streams up to 45ns with a resolution of 15ns when the device is in 8Mb/s, 16Mb/s, 4 and 8 Mb/s or 16 and 8 Mb/s mode. The output delay adjustment is useful in compensating for variable output delays caused by various output loading conditions. The frame output offset registers (FOR0 & FOR3) control the output offset delays for each output streams via the programming of the OFn bits.
8
Advanced Information
See Table 10 and Table 11 for the frame output offset programming. Memory Block Programming The MT90826 provides users with the capability of initializing the entire connection memory block in two frames. Bits 13 to 15 of every connection memory location will be programmed with the pattern stored in bits 13 to 15 of the control register. The block programming mode is enabled by setting the memory block program (MBP) bit of the control register high. When the block programming enable (BPE) bit of the control register is set to high, the block programming data will be loaded into the bits 13 to 15 of every connection memory location. The other connection memory bits (bit 0 to 12) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero. Bit Error Monitoring The MT90826 allows users to perform bit error monitoring by sending a pseudo random pattern to a selected ST-BUS output channel and receiving the pattern from a selected ST-BUS input channel. The pseudo random pattern is internally generated by the device with the polynomial of 215 -1. Users can select the pseudo random pattern to be presented on a ST-BUS channel by programming the TM0 and TM1 bits in the connection memory. When TM0 and TM1 bits are high, the pseudo random pattern is output to the selected ST-BUS output channel. The pseudo random pattern is then received by a ST-BUS input channel which is selected using the BSA and BCA bits in the bit error rate input register (BISR). An internal bit error counter keeps track of the error counts which is then stored in the bit error count register (BECR). The bit error test is enabled and disabled by the SBER bit in the control register. Setting the bit from zero to one initiates the bit error test and enables the internal bit error counter. When the bit is programmed from one to zero, the internal bit error counter transfers the error counts to the bit error count register. In the control register, a zero to one transition of the CBER bit resets the bit error count register and the internal bit error counter.
CMOS
MT90826
Delay Through the MT90826
The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on the per-channel basis. For voice application, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant throughput delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by the TM bits in the connection memory. Variable Delay Mode (TM1=0, TM0=0) The delay in this mode is dependent only on the combination of source and destination channels and is independent of input and output streams. Constant Delay Mode (TM1=1, TM0=0) In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer.
Microprocessor Interface
The MT90826 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed buses. The required microprocessor signals are the 16-bit data bus (D0-D15), 14-bit address bus (A0A13) and 4 control lines (CS, DS, R/W and DTA). See Figure 14 for Motorola non-multiplexed microport timing. The MT90826 microport provides access to the internal registers, connection and data memories. All locations provide read/write access except for the data memory, DRR and BECR registers which are read only. For data memory read operations, two consecutive microprocessor cycles are required. The read address (A0-A13) should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored. The correct data memory content will be presented to the data bus (D0-D15) on the second read cycle.
9
MT90826
A13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CMOS
A10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 A3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 A2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 A1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 A0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
Advanced Information
Location Control Register, CR Frame Alignment Register, FAR Input Offset Selection Register 0, DOS0 Input Offset Selection Register 1, DOS1 Input Offset Selection Register 2, DOS2 Input Offset Selection Register 3, DOS3 Input Offset Selection Register 4, DOS4 Input Offset Selection Register 5, DOS5 Input Offset Selection Register 6, DOS6 Input Offset Selection Register 7, DOS7 Frame Output Offset Register, FOR0 Frame Output Offset Register, FOR1 Frame Output Offset Register, FOR2 Frame Output Offset Register, FOR3 Unused Unused Unused Bit Error Input Selection Register, BISR Bit Error Count Register, BECR
Table 3 - Address Map for Registers (A13 = 0)
Stream Address (ST0-31) A13 1 1 1 1 1 1 1 1 1 . . . 1 1 1 1 1 1 1 1 1 1 1. 2. 3. 4. 5. A12 0 0 0 0 0 0 0 0 0 . . . 1 1 1 1 1 1 1 1 1 1 A11 0 0 0 0 0 0 0 0 1 . . . 0 0 1 1 1 1 1 1 1 1 A10 0 0 0 0 1 1 1 1 0 . . . 1 1 0 0 0 0 1 1 1 1 A9 0 0 1 1 0 0 1 1 0 . . . 1 1 0 0 1 1 0 0 1 1 A8 0 1 0 1 0 1 0 1 0 . . . 0 1 0 1 0 1 0 1 0 1 Stream Location Stream 0 Stream 1 Stream 2 Stream 3 Stream 4 Stream 5 Stream 6 Stream 7 Stream 8 . . . Stream 22 Stream 23 Stream 24 Stream 25 Stream 26 Stream 27 Stream 28 Stream 29 Stream 30 Stream 31 A7 0 0 . . 0 0 0 0 . . 0 0 0 0 . 0 0 1 1 . 1 1 A6 0 0 . . 0 0 0 0 . . 0 0 1 1 . 1 1 0 0 . 1 1 A5 0 0 . . 0 0 1 1 . . 1 1 0 0 . 1 1 0 0 . 1 1
Channel Address (Ch0-255) A4 0 0 . . 1 1 0 0 . . 1 1 0 0 . 1 1 0 0 . 1 1 A3 0 0 . . 1 1 0 0 . . 1 1 0 0 . 1 1 0 0 . 1 1 A2 0 0 . . 1 1 0 0 . . 1 1 0 0 . 1 1 0 0 . 1 1 A1 0 0 . . 1 1 0 0 . . 1 1 0 0 . 1 1 0 0 . 1 1 A0 0 1 . . 0 1 0 1 . . 0 1 0 1 . 0 1 0 1 . 0 1 Channel Location Ch 0 Ch 1 . . Ch 30 Ch 31 (Note 2) Ch 32 Ch 33 . . Ch 62 Ch 63 (Note 3) Ch 64 Ch 65 . Ch 126 Ch 127 (Note 4) Ch 128 Ch 129 . Ch 254 Ch 255 (Note 5)
Bit A13 must be high for access to data and connection memory positions. Bit A13 must be low for access to registers. Channels 0 to 31 are used when serial stream is at 2Mb/s. Channels 0 to 63 are used when serial stream is at 4Mb/s Channels 0 to 127 are used when serial stream is at 8Mb/s Channels 0 to 255 are used when serial stream is at 16Mb/s
Table 4 - Address Map for Memory Locations (A13 = 1)
10
Advanced Information
Memory Mapping The address bus on the microprocessor interface selects the internal registers and memories of the MT90826. If the A13 address input is low, then the registers are addressed by A12 to A0 according to Table 3. If the A13 is high, the remaining address input lines are used to select location in the data or connection memory depending upon MS bit in the control register. For data memory reads, the serial inputs are selected. For connection memory writes, the serial outputs are selected. The destination stream address bits and channel address bits are defined by A12 to A8 and A7 to A0 respectively. See Table 4 for the memory address mapping. The control register controls all the major functions of the device. It selects the internal memory locations that specify the input and output channels selected for switching and should be programmed immediately after system power-up to establish the desired switching configuration as explained in the Frame Alignment Timing & Switching Configurations sections. The data in the control register consists of the block programming bits (BPD0-2), the block programming enable bit (BPE), the memory block programming bit (MBP), the memory select bits (MS), the start frame evaluation bit (SFE), the output stand by bit (OSB), the wide frame pulse control bit (WFP) and the data rate selection bits (DR0-2). See Table 5 for the description of the control register bits.
CMOS
MT90826
When the message mode is selected, (TM1=0, TM0=1) , only the lower half byte (8 least significant bits) of the connection memory is transferred to the associated STo output channel. When the bit error test mode is selected, (TM1=1, TM0=1), the pseudo random pattern will be output on the associated STo output channel. See Table 17 for the description of the connection memory bits. DTA Data Transfer Acknowledgment Pin The DTA pin is driven LOW by internal logic, to indicate to the CPU that a data bus transfer is complete. When the read or write cycle ends, this pin changes to the high-impedance state.
Initialization of the MT90826
During power up, the TRST pin should be pulsed low, or held low continuously, to ensure that the MT90826 is in the normal functional mode. A 5K pull-down resistor can be connected to the TRST pin so that the device will not enter the JTAG test mode during power up. After power up, the contents of the connection memory can be in any state. The ODE pin should be held low after power up to keep all serial outputs in a high impedance state until the microprocessor has initialized the switching matrix. This procedure prevents two serial outputs from driving the same stream simultaneously. During the microprocessor initialization routine, the microprocessor should program the desired active paths through the switch. Users can also consider using the memory block programming feature to quickly initialize the OE, TM0 and TM1 bits in the connection memory. When this process is complete, the microprocessor controlling the matrices can either bring the ODE pin high or enable the OSB bit in control register to relinquish the high impedance state control.
Connection Memory Control
The connection memory controls the switching configuration of the device. Locations in the connection memory are associated with particular STo output streams. The TM0 and TM1 bits of each connection memory location allows the selection of the variable throughput delay mode, the constant throughput delay mode, the message mode or the bit error test mode for all STo channels. When the variable or constant throughput delay mode is selected, (TM1=0/1, TM0=0), the contents of the stream address bit (SAB) and the channel address bit (CAB) of the connection memory defines the source information (stream and channel) of the timeslot that will be switched to the STo streams.
11
MT90826
CMOS
Advanced Information
Read/Write Address: Reset Value: 15
BPD2
0000H, 0000H. 11 10 9 8
SFE
14
13
12
0
7
0
6
BPE
5
MBP
4
MS
3
OSB
2
DR2
1
DR1
0
DR0
BPD1 BPD0
CPLL CBER SBER
Bit 15-13
Name BPD2-0
Description Block Programming Data. These bits carry the value to be loaded into the connection memory block whenever the memory block programming feature is activated. After the MBP bit is set to 1 and the BPE bit is set to 1, the contents of the bits BPD2- 0 are loaded into bit 15 to bit 13 of the connection memory. Bit 12 to bit 0 of the connection memory are set to 0. Must be zero for normal operation. PLL Input Frequency Select. When zero, the CLK input is 16.384MHz. When 1, the CLK input is 8.192MHz or 16.384MHz. See Table 6 for the usage of the clock frequency. Clear Bit Error Rate Register. A zero to one transition in this bit resets the internal bit error counter and the bit error count register to zero. Start Bit Error Rate Test. A zero to one transition in this bit starts the bit error rate test. The bit error test result is kept in the bit error count register. A one to zero transition stops the bit error rate test and the internal bit error counter. Start Frame Evaluation. A zero to one transition in this bit starts the frame evaluation procedure. When the CFE bit in the frame alignement (FAR) register changes from zero to one, the evaluation procedure stops. To start another frame evaluation cycle, set this bit to zero. Must be zero for normal operation. Begin Block programming Enable. A zero to one transition of this bit enables the memory block programming function. The BPE and BPD2-0 bits have to be defined in the same write operation. Once the BPE bit is set high, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can be set to 0 to abort the programming operation. When BPE = 1, the other bits in the control register must not be changed for two frames to ensure proper operation. Memory Block Program. When 1, the connection memory block programming feature is ready to program Bit13 to Bit15 of the connection memory. When 0, feature is disabled. Memory Select. When 0, connection memory is selected for read or write operations. When 1, the data memory is selected for read operations and connection memory is selected for write operations. (No microprocessor write operation is allowed for the data memory.) For data memory read operations, two consecutive microprocessor cycles are required. The read address should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored. The correct data memory content will be presented to the data bus on the second read cycle.
12 11 10 9
Unused CPLL CBER SBER
8
SFE
7 6
Unused BPE
5 4
MBP MS
3
OSB
Output Stand By. This bit controls the device output drivers. OSB bit ODE pin OE bit STo0 - 31 0 1 1 Enable 1 0 1 Enable 1 1 1 Enable 0 0 X High impedance state X X 0 Per-channel high impedance Data Rate Select. Input/Output data rate selection. See next table (Table 6) for detailed programming.
2-0
DR2-0
Table 5 - Control Register Bits
12
Advanced Information
CMOS
MT90826
CLK (CPLL=1)
DR2 0 0 0 0 1 1 1
DR1 0 0 1 1 0 0 1
DR0 0 1 0 1 0 1 0
Serial Interface Mode 8 Mb/s 16 Mb/s 4 and 8 Mb/s 16 and 8 Mb/s 4 Mb/s 2 and 4 Mb/s 2 Mb/s
CLK (CPLL=0)
16.384MHz
16.384MHz
16.384MHz
8.192MHz
16.384MHz
8.192MHz
Table 6 - Serial Data Rate Selections and External Clock Rates
Read/Write Address: Reset Value: 15
FE4
0001H, 0000H. 11
FE0
14
FE3
13
FE2
12
FE1
10
CFE
9
FD9
8
FD8
7
FD7
6
FD6
5
FD5
4
FD4
3
FD3
2
FD2
1
FD1
0
FD0
Bit 15-11 10
Name FE4-0 CFE
Description Frame Evaluation Input Select. The binary value expressed in these bits refers to the frame evaluation inputs, FEi0 to FEi31. Complete Frame Evaluation. When CFE = 1, the frame evaluation is completed and FD9 to FD0 bits contains a valid frame alignment offset. This bit is reset to zero, when SFE bit in the control register is changed from 1 to 0. Frame Delay Bit 9. The falling edge of FEi input is sampled during the internal master clock high phase (FD9 = 1) or during the low phase (FD9 = 0). This bit allows the measurement resolution to 1/2 internal master clock cycle. See Figure 4 for clock signal alignment. Internal Master Clock C8i C16i C32i Operation Mode 2Mb/s 4Mb/s, 2&4Mb/s 8Mb/s, 16Mb/s, 4&8Mb/s, 16&8Mb/s
9
FD9
8-0
FD8-0
Frame Delay Bits. The binary value expressed in these bits refers to the measured input offset value. These bits are reset to zero when the SFE bit of the control register changes from 1 to 0. (FD8 = MSB, FD0 = LSB) Table 7 - Frame Alignment (FAR) Register Bits
13
MT90826
CMOS
Advanced Information
Frame Boundary F0i CLK (16.384MHz) Internal master clock at 32MHz Offset Value FEi Input (FD[8:0] = 06H, frame offset of six C32i clock cycles) (FD9 = 0, sample at internal C32i low phase) For 8Mb/s, 16Mb/s, 4&8Mb/s and 16&8Mb/s modes 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
F0i CLK (16.384MHz) Internal master clock at 16 MHz Offset Value FEi Input (FD[8:0] = 03H, frame offset of three C16i clock cycles) (FD9 = 0, sample at internal C16i low phase) For 4Mb/s and 2&4Mb/s modes 0 1 2 3 4 5 6 7 8
F0i CLK (16.384MHz) Internal master clock at 8MHz Offset Value FEi Input (FD[8:0] = 02H, frame offset of two C8i clock cycles) (FD9 = 1, sample at internal C8i high phase) For 2Mb/s mode 0 1 2 3 4
Figure 4 - Example for Frame Alignment Measurement
14
Advanced Information
CMOS
MT90826
Read/Write Address:
Reset value:
15 IF33 14 IF32 13 IF31 12 IF30
02H for DOS0 register, 04H for DOS2 register, 06H for DOS4 register, 08H for DOS6 register, 0000H for all DOS registers.
11 IF23 10 IF22 9 IF21 8 IF20 7 IF13
03H for DOS1 register, 05H for DOS3 register, 07H for DOS5 register, 09H for DOS7 register,
6 IF12
5 IF11
4 IF10
3 IF03
2 IF02
1 IF01
0 IF00
DOS0 register
IF73 IF72 IF71 IF70 IF63 IF62 IF61 IF60 IF53 IF52 IF51 IF50 IF43 IF42 IF41 IF40
DOS1 register
IF113 IF112 IF111 IF110 IF103 IF102 IF101 IF100 IF93 IF92 IF91 IF90 IF83 IF82 IF81 IF80
DOS2 register
IF153 IF152 IF151 IF150 IF143 IF142 IF141 IF140 IF133 IF132 IF131 IF130 IF123 IF122 IF121 IF120
DOS3 register
IF193 IF192 IF191 IF190 IF183 IF182 IF181 IF180 IF173 IF172 IF171 IF170 IF163 IF162 IF161 IF160
DOS4 register
IF233 IF232 IF231 IF230 IF223 IF222 IF221 IF220 IF213 IF212 IF211 IF210 IF203 IF202 IF201 IF200
DOS5 register
IF273 IF272 IF271 IF270 IF263 IF262 IF261 IF260 IF253 IF252 IF251 IF250 IF243 IF242 IF241 IF240
DOS6 register
IF313 IF312 IF311 IF310 IF303 IF302 IF301 IF300 IF293 IF292 IF291 IF290 IF283 IF282 IF281 IF280
DOS7 register Name (Note 1) IFn3-0 Description Input Offset Bits 3,2,1 & 0. These four bits define how long the serial interface receiver takes to recognize and store bit 0 from the STi pin: i.e., to start a new frame. The input frame offset can be selected to +2.25 clock periods from the point where the external frame pulse input signal is applied to the F0i inputs of the device. See Table 9. When the STi pin has a stream rate of 2.048Mb/s, the input offset can not be adjusted and the input offset bits have to be set to zero.
Note 1: n denotes a STi stream number from 0 to 31.
Table 8 - Frame Delay Offset Register (DOS) Bits
15
MT90826
CMOS
Advanced Information
Input Stream Offset No internal master clock shift (Default) + 1/4 internal master clock shift + 1/2 internal master clock shift + 3/4 internal master clock shift + 1.00 internal master clock shift + 1.25 internal master clock shift + 1.50 internal master clock shift + 1.75 internal master clock shift + 2.00 internal master clock shift + 2.25 internal master clock shift
Measurement Result from Frame Delay Bits FD9 1 0 1 0 1 0 1 0 1 0 FD2 0 0 0 0 0 0 0 0 1 1 FD1 0 0 0 0 1 1 1 1 0 0 FD0 0 0 1 1 0 0 1 1 0 0
Corresponding Input Offset Bits IFn3 0 0 0 0 0 0 0 0 1 1 IFn2 0 0 0 0 1 1 1 1 0 0 IFn1 0 0 1 1 0 0 1 1 0 0 IFn0 0 1 0 1 0 1 0 1 0 1
Table 9 - Frame delay Bits (FD9, FD2-0) and Input Offset Bits (IFn3-0)
F0i CLK (16.384MHz) Internal master clock at 32MHz 8Mb/s STi Stream
Bit 7
IFn=0000
8Mb/s STi Stream
Bit 7
IFn=0100
F0i CLK (16.384MHz) Internal master clock at 32MHz 16Mb/s STi Stream
Bit 7
IFn=0000
16Mb/s STi Stream
Bit 7
IFn=0100
denotes the 3/4 point of the bit cell
Figure 4 - Examples for Input Offset Delay Timing
16
Advanced Information
CMOS
MT90826
Read/Write Address:
000AH for FOR0 register, 000BH for FOR1 register, 000CH for FOR2 register, 000DH for FOR3 register,
Reset value:
15 OF71 14 OF70 13 OF61 12 OF60 11
0000H for all FOR registers.
10 OF50 9 OF41 8 OF40 7 OF31 6 OF30 5 OF21 4 OF20 3 OF11 2 OF10 1 OF01 0 OF00
OF51
FOR0 register
OF151 OF150 OF141 OF140 OF131 OF130 OF121 OF120 OF111 OF110 OF101 OF100 OF91 OF90 OF81 OF80
FOR1 register
OF231 OF230 OF221 OF220 OF211 OF210 OF201 OF200 OF191 OF190 OF181 OF180 O171 OF170 OF161 OF160
FOR2 register
OF311 OF310 OF301 OF300 OF291 OF290 OF281 OF280 OF271 OF270 OF261 OF260 OF251 OF250 OF241 OF240
FOR3 register
Name (Note 1) OFn1, OFn0 (n = 0 to 31)
Description Output Offset Bits 1 - 0. These two bits define how soon the serial interface transmitter output the bit 0 from the STo pin. The output stream offset can be selected to -45ns from the point where the external frame pulse input signal is applied to the F0i inputs of the device. See Table 11 and Figure 5 Table 10 - Frame Output Offset (FOR) Register Bits
Corresponding Output Offset Bits OFn1 0 0 1 1 OFn0 0 1 0 1
Output Stream Offset for 8Mb/s, 16Mb/s, 4&8Mb/s and 16&8Mb/s modes (Not available for 2Mb/s, 4Mb/s and 2&4 Mb/s modes) 0ns -15ns -30ns -45ns
Table 11 - Output Offset Bits (FD9, FD2-0)
F0i CLK (16.384MHz) STo Stream STo Stream
Bit 7
offset=00, (0ns) offset=01, (-15ns)
Bit 7
denotes the starting point of the bit cell
Figure 5 - Examples for Frame Output Offset Timing
17
MT90826
CMOS
Advanced Information
Read/Write Address: Reset value:
15 0 14 0 13 0 12 BSA4
0011H for BISR register, 0000H
11 BSA3 10 BSA2 9 BSA1 8 BSA0 7 BCA7 6 BCA6 5 BCA5 4 BCA4 3 BCA3 2 BCA2 1 BCA1 0 BCA0
Bit 12 - 8
Name BSA4 - BSA0
Description BER Input Stream Address Bits. The number expressed in binary notation on these bits refers to the input data stream which receives the pseudo random pattern. BER Input Channel Address Bits. The number expressed in binary notation on these bits refers to the input channel which receives the pseudo random pattern.
7-0
BCA7 - BCA0
Table 12 - Bit Error Input Selection (BISR) Register Bits
Read Address: Reset value:
15 14 13 12
0012H for BECR register, 0000H
11 10 9 BER9 8 BER8 7 BER7 6 BER6 5 BER5 4 BER4 3 WR3 2 WR2 1 WR1 0 WR0
BER15 BER14 BER13 BER12 BER11 BER10
Bit 15 - 0
Name BER15 - BER0
Description Bit Error Rate Count Bits. The number expressed in binary notation on these bits refers to the bit error counts. The register content can be cleared by programming the CBER bit in the control register from zero to one. Table 13 - Bit Error Count (BECR) Register Bits
18
Advanced Information
CMOS
MT90826
1 CAB 1 0 CAB 0
15 TM1
14 TM0
13 OE
12 SAB 4
11 SAB 3
10 SAB 2
9 SAB 1
8 SAB 0
7 CAB 7
6 CAB 6
5 CAB 5
4 CAB 4
3 CAB 3
2 CAB 2
Bit 15-14
Name TM1-0 Mode Select Bits.
Description
TM1 TM0 Mode Selection 0 0 Variable Throughput Delay mode 1 0 Constant Throughput Delay mode 0 1 Message mode; the contents of the connection memory are output on the corresponding output channel and stream. Only the lower byte (bit 7 - bit 0) will be output to the ST-BUS output pins. 1 1 Bit Error Test mode; the pseudo random test pattern will be output on the output channel and stream associated with this location. 13 OE Output Enable. This bit enables the drivers of STo pins on a per-channel basis. When 1, the STo output driver functions normally. When 0, the STo output driver is in a high-impedance state. Source Stream Address Bits. The binary value is the number of the data stream for the source of the connection. Source Channel Address Bits. The binary value is the number of the channel for the source of the connection. When the message mode is enabled, these entire 8 bits are output on the output channel and stream associated with this location. Table 14 - Connection Memory Bits SAB4 to SAB0 Bits Used to Determine the Source Stream of the connection SAB4 to SAB0 (STi0 to STi31) SAB3 to SAB0 (STi0 to STi15) SAB4 to SAB0 (STi0 to STi31) SAB3 to SAB0 (STi0 to STi19) SAB4 to SAB0 (STi0 to STi31) SAB4 to SAB0 (STi0 to STi31) SAB4 to SAB0 (STi0 to STi31) CAB Bits Used to Determine the Source Channel of the Connection CAB6 to CAB0 (128 channel/frame) CAB7 to CAB0 (256 channel/frame) CAB6 to CAB0 (64 or 128 channel/frame) CAB7 to CAB0 (128 or 256 channel/frame) CAB5 to CAB0 (64 channel/frame) CAB5 to CAB0 (32 or 64 channel/frame) CAB4 to CAB0 (32 channel/frame)
12-8 7-0
SAB4-0 CAB7-0
Data Rate 8 Mb/s 16Mb/s 4 Mb/s & 8 Mb/s 16 Mb/s & 8 Mb/s 4 Mb/s 2 Mb/s & 4 Mb/s 2 Mb/s
Table 15 - SAB and CAB Bits Programming for various interface mode
19
MT90826
JTAG Support
CMOS
*
Advanced Information
Test Reset (TRST) Resets the JTAG scan structure. This pin is internally pulled to VDD.
The MT90826 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller. Test Access Port (TAP) The Test Access Port (TAP) provides access to the many test functions of the MT90826. It consists of three input pins and one output pin. The following pins are from the TAP. * Test Clock Input (TCK) TCK provides the clock for the test logic. The TCK does not interfere with any on-chip clock and thus remain independent. The TCK permits shifting of test data into or out of the BoundaryScan register cells concurrently with the operation of the device and without interfering with the on-chip logic. Test Mode Select Input (TMS) The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vdd when it is not driven from an external source. Test Data Input (TDI) Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vdd when it is not driven from an external source. Test Data Output (TDO) Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.
Instruction Register In accordance with the IEEE 1149.1 standard, the MT90863 uses public instructions. The JTAG Interface contains a two-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and DO during data register scanning. Test Data Register As specified in IEEE 1149.1, the MT90826 JTAG Interface contains three test data registers: * The Boundary-Scan register The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the MT90863 core logic. The Bypass Register The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO. The Device Identification Register The device identification register is a 32-bit register with the register contain of: MSB LSB
*
*
*
*
0000 0000 1000 0010 0110 0001 0100 1011 The LSB bit in the device identification register is the first bit clock out. The MT90826 scan register contains 165 bits.
*
20
Advanced Information
Boundary Scan Bit 0 to Bit 165 Device Pin Device Pin Tri-state Control Output Scan Cell Input Scan Cell 0 1 2 3 4 5 6 7 9 11 13 8 10 12 14 15 16 17 18 19 21 23 25 20 22 24 26 27 28 29 30 31 33 35 37 32 34 36 38 39 40 41 42 43 45 47 49 44 46 48 50 51 52 53 54 55 57 69 61 56 58 60 62 63 64 65 66 67 69 71 73 68 70 72 74 75 76 77 78 79 81 83 85 80 82 84 86 STi28 STi29 STi30 STi31 STo28 ST029 ST030 STo31 D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 DTA CS R/W DS A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 RESETb
CMOS
MT90826
Boundary Scan Bit 0 to Bit 165 Tri-state Control Output Scan Cell Input Scan Cell 87 88 89 90 91 93 95 97 99 102 105 108 111 114 117 120 123 126 129 132 135 138 141 144 92 94 96 98 100 103 106 109 112 115 118 121 124 127 130 133 136 139 142 145 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 101 104 107 110 113 116 119 122 125 128 131 134 137 140 143 146
F0i CLK ODE STi0 STi1 STi2 STi3 STo0 STo1 STo2 STo3 STi4 STi5 STi6 STi7 STo4 STo5 STo6 STo7 STi8 STi9 STi10 STi11 STo8 STo9 STo10 STo11 STi12 STi13 STi14 STi15 STo12 STo13 STo14 STo15 STi16 STi17 STi18 STi19 STo16 STo17 STo18 STo19 STi20 STi21 STi22 STi23 STo20 STo21 STo22 STo23 STi24 STi25 STi26 STi27 STo24 STo25 STo26 STo27
21
MT90826
CMOS
Advanced Information
Absolute Maximum Ratings*
Parameter 1 2 3 4 5 6 Supply Voltage Voltage on any 3.3V tolerant pin I/O (other than supply pins) Voltage on any 5V tolerant pin I/O (other than supply pins) Continuous Current at digital outputs Package power dissipation Storage temperature Symbol VDD VI VI Io PD TS - 65 Min -0.3 VSS - 0.3 VSS - 0.3 Max 5.0 VDD + 0.3 5.0 20 1 +125 Units V V V mA W C
* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied
.
Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated.
Characteristics 1 2 3 4 5 Operating Temperature Positive Supply Input High Voltage Input High Voltage on 5V Tolerant Inputs Input Low Voltage Sym TOP VDD VIH VIH VIL VSS Min -40 3.0 0.7VDD Typ Max +85 3.6 VDD 5.5 0.3VDD Units C V V V V Test Conditions
DC Electrical Characteristics - Voltages are with respect to ground (Vss) unless otherwise stated.
Characteristics 1 2 3 4
I N P U T S
Sym IDD VIH VIL IIL IBL CI VOH VOL IOZ
Min 0.7VDD
Typ 64
Max 100 0.3VDD 15 50 10
Units mA V V A A pF V
Test Conditions Output unloaded
Supply Current Input High Voltage Input Low Voltage Input Leakage (input pins) Input Leakage (with pull-up or pull-down) Input Pin Capacitance
O U T P U T S
05 6 7 8
Output High Voltage Output Low Voltage High Impedance Leakage
0.8VDD 0.4 5
IOH = 10mA IOL = 10mA 0 < V < VDD See Note 1
V A
9 Output Pin Capacitance CO 10 pF Note: 1. Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V)
AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels
Characteristics 1 2 3 CMOS Threshold Voltage CMOS Rise/Fall Threshold Voltage High CMOS Rise/Fall Threshold Voltage Low Sym VTT VHM VLM Level 0.5VDD 0.7VDD 0.3VDD Units V V V Conditions
22
Advanced Information
AC Electrical Characteristics - Frame Pulse and CLK
Characteristic 1 2 3 4 5 6 7 8 9 Frame pulse width Frame Pulse Setup time before CLK falling Frame Pulse Hold Time from CLK falling CLK Period CLK Pulse Width High CLK Pulse Width Low Frame pulse width Frame Pulse Setup time before CLK falling Frame Pulse Hold Time from CLK falling Sym tFPW tFPS tFPH tCP tCH tCL tFPW8 tFPS8 tFPH8 tCP8 tCH8 tCL8 tr, tf Min 55 5 10 55 20 20 115 5 10 110 50 50 -10 Typ
CMOS
MT90826
Max 65
Units ns ns ns
CLK 16.384MHz
70 40 40 145
ns ns ns ns ns ns 8.192MHz
10 CLK Period 11 CLK Pulse Width High 12 CLK Pulse Width Low 13 Clock Rise/Fall Time
150 75 75 +10
ns ns ns ns
AC Electrical Characteristics - Serial Streams for ST-BUS
Characteristic 1 2 3 4 5 STi Set-up Time STi Hold Time STo Delay - Active to Active Output Driver Enable (ODE) Delay STo delay - Active to High-Z - High-Z to Active Sym tSIS tSIH tSOD tODE tZD Min 0 8 8 11 30 43 35 35 Typ Max Units ns ns ns ns ns CL=30pF CL=200pF RL=1K, CL=200pF, See Note 1 RL=1K, CL=200pF, See Note 1 Test Conditions
Note:1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
tFPW F0i tFPS CLK (16.384MHz) tSOD STo (16Mb/s) STi (16Mb/s)
Ch255 Bit1 Ch255 Bit0 Ch0 Bit7 Ch0 Bit6 Ch0 Bit5 Ch0 Bit4 Ch0 Bit3 Ch0 Bit2
VTT tFPH tCP tCH tCL tr VHM VTT VLM tf
Ch0 Bit1
VTT
tSIS
Ch255 Bit1 Ch255 Bit0 Ch0 Bit7
tSIH
Ch0 Bit6 Ch0 Bit5 Ch0 Bit4 Ch0 Bit3 Ch0 Bit2 Ch0 Bit1
VTT
Figure 6 - ST-BUS Timing for Stream rate of 16.384 Mb/s
23
MT90826
CMOS
tFPW
Advanced Information
F0i tFPS CLK (16.384MHz) tSOD STo
Bit 0, Last Channel Bit 7, Channel 0 Bit 6, Channel 0 Bit 5, Channel 0
VTT tFPH tCP tCH tCL tr VHM VTT VLM tf VTT
tSIS STi
Bit 0, Last Channel
tSIH
Bit 6, Channel 0 Bit 5, Channel 0
Bit 7, Channel 0
VTT
Figure 7 - ST-BUS Timing for Stream rate of 8.192 Mb/s
tFPW F0i tFPS CLK (16.384MHz) tSOD STo (4Mb/s) STi (4Mb/s)
Ch63 Bit 0 Ch0 Bit 7 Ch0 Bit 6
VTT tFPH tCP tCH tCL tr VHM VTT VLM tf VTT
tSIS
Ch63 Bit 0 Ch0 Bit 7
tSIH
Ch0 Bit 6
VTT
Figure 8 - ST-BUS Timing for Stream rate of 4.096 Mb/s when CLK = 16.384MHz
tFPW8 F0i tFPS8 CLK (8.192MHz) tSOD STo (4Mb/s) STi (4Mb/s)
Ch63 Bit 0 Ch0 Bit 7
VTT tFPH8 tCP8 tCL8 tCH8 tr VHM VTT VLM tf
Ch0 Bit 6
VTT
tSIS
Ch63 Bit 0 Ch0 Bit 7
tSIH
Ch0 Bit 6
VTT
Figure 9 - ST-BUS Timing for Stream rate of 4.096 Mb/s when CLK = 8.192MHz
tFPW F0i tFPS CLK (16.384MHz) tSOD STo (2Mb/s) STi (2Mb/s)
Ch31 Bit 0 Ch0 Bit 7
VTT tFPH tCP tCH tCL tr VHM VTT VLM tf
Ch0 Bit 6
VTT
tSIS
Ch31 Bit 0 Ch0 Bit 7
tSIH
Ch0 Bit 6
VTT
Figure 10 - ST-BUS Timing for Stream rate of 2.048 Mb/s when CLK = 16.384MHz
24
Advanced Information
CMOS
MT90826
F0i tFPS8 CLK (8.192MHz) tSOD STo (2Mb/s) STi (2Mb/s)
Ch31 Bit 0 Ch0 Bit 7 Ch0 Bit 6
VTT tFPH8 tCP8 tCL8 tCH8 VHM VTT VLM VTT
tSIS
Ch31 Bit 0 Ch0 Bit 7
tSIH
Ch0 Bit 6
VTT
Figure 11 - ST-BUS Timing for Stream rate of 2.048 Mb/s when CLK = 8.192MHzMHz
CLK tDZ STo Valid Data tZD STo HiZ
VTT ODE HiZ VTT STo Valid Data VTT HiZ tODE tODE HiZ
VTT
Valid Data
VTT
Figure 12 - Serial Output and External Control
Figure 13 - Output Driver Enable (ODE)
25
MT90826
CMOS
Advanced Information
AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode
Characteristics 1 2 3 4 5 6 7 8 9 CS setup from DS falling R/W setup from DS falling Address setup from DS falling CS hold after DS rising R/W hold after DS rising Address hold after DS rising Data setup from DTA Low on Read Data hold on read Data setup on write (fast write) Sym tCSS tRWS tADS tCSH tRWH tADH tDDR tDHR tDSW tSWD Min 0 10 2 0 2 10 27 12 0 50 85 185 13 55 100 140 240 tAKH 24 20 Typ Max Units ns ns ns ns ns ns ns ns ns ns CL=150pF CL=150pF, RL=1K Note 1 Test Conditions
10 Valid Data Delay on write (slow write)
11 Data hold on write 12a Acknowledgment Delay: Register RD or WR 12b Acknowledgment Delay: Memory RD or WR 16Mb/s, 16&8Mb/s, 8Mb/s, 4&8Mb/s 4Mb/s, 4&2Mb/s 2Mb/s 13 Acknowledgment Hold Time
tDHW tAKD tAKD
ns ns ns ns ns ns CL=150pF CL=150pF
CL=150pF, RL=1K, Note 1
Note: 1. High Impedance is measured by pulling to the appropriate rail with RL, with timing corrected to cancel time taken to discharge CL.
DS tCSS CS tRWS R/W tADS A0-A7
Valid Address
tCSH
VTT VTT
tRWH VTT tADH VTT tDHR
D0-D15 READ tSWD D0-D15 WRITE tDDR DTA
Valid Read Data
VTT tDHW VTT
tDSW
Valid Write Data
VTT tAKD tAKH
Figure 14 - Motorola Non-Multiplexed Bus Timing
26
Package Outlines
Pin #1 Corner 1 2 3 4 5 6 7 8 9 10 11 12 13
O 1.00(3X) REF.
A B C D E F G H J K L M N
20.00 REF
O 0.75 0.15 (169X)
13 12 11 10 9 8 7 6 5 4 3 2 1
3.00*45 (4x) 18.00 1.50 20.00 REF 23.00 0.20
A B C D E F G H J K L M N
0.97 REF
B 30 Typ. A C Seating Plane 0.60 0.10 2.13 0.13
1.50 18.00 23.00 0.20
0.56 REF
Note: All governing dimensions are in millimetres for design purposes
Ball Gate Array
120-BGA
MT90823
144-BGA
MT90863
160-BGA
MT90826
Package Outlines
L1 A A2 L b
A1
e
D D1
E1
Index
E
Notes: 1) Not to scale 2) Top dimensions in inches 3) The governing controlling dimensions are in millimeters for design purposes ( )
WARNING: This package diagram does not apply to the MT90810AK 100 Pin Package. Please refer to the data sheet for exact dimensions. Pin 1
Metric Quad Flat Pack - L Suffix
44-Pin
Dim
64-Pin Max
0.096 (2.45) 0.083 (2.10) 0.018 (0.45)
100-Pin Max
0.134 (3.40) 0.12 (3.05) 0.02 (0.50)
128-Pin Max
0.134 (3.40) 0.12 (3.05) 0.015 (0.38)
Min
A A1 A2 b D D1 E E1 e L L1 0.01 (0.25) 0.077 (1.95) 0.01 (0.30)
Min
0.01 (0.25) 0.1 (2.55) 0.013 (0.35)
Min
0.01 (0.25) 0.1 (2.55) 0.009 (0.22)
Min
0.00 0.125 (3.17) 0.019 (0.30)
Max
0.154 (3.85) 0.01 (0.25) 0.144 (3.60) 0.018 (0.45)
0.547 BSC (13.90 BSC) 0.394 BSC (10.00 BSC) 0.547 BSC (13.90 BSC) 0.394 BSC (10.00 BSC) 0.031 BSC (0.80 BSC) 0.029 (0.73) 0.04 (1.03)
0.941 BSC (23.90 BSC) 0.787 BSC (20.00 BSC) 0.705 BSC (17.90 BSC) 0.551 BSC (14.00 BSC) 0.039 BSC (1.0 BSC) 0.029 (0.73) 0.04 (1.03)
0.941 BSC (23.90 BSC) 0.787 BSC (20.00 BSC) 0.705 BSC (17.90 BSC) 0.551 BSC (14.00 BSC) 0.256 BSC (0.65 BSC) 0.029 (0.73) 0.04 (1.03)
1.23 BSC (31.2 BSC) 1.102 BSC (28.00 BSC) 1.23 BSC (31.2 BSC) 1.102 BSC (28.00 BSC) 0.031 BSC (0.80 BSC) 0.029 (0.73) 0.04 (1.03)
0.077 REF (1.95 REF)
0.077 REF (1.95 REF)
0.077 REF (1.95 REF)
0.063 REF (1.60 REF)
NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.
Package Outlines
160-Pin
Dim
208-Pin Max
0.154 (3.92) 0.01 (0.25) 0.01 (0.25) .126 (3.20) .007 (0.17) 1.204 (30.6) 1.102 (28.00) 1.204 BSC (30.6 BSC) 1.102 BSC (28.00 BSC) 0.020 BSC (0.50 BSC) 0.04 (1.03) 0.018 (0.45) 0.051 REF (1.30 REF) 0.029 (0.75) 0.018 (0.45)
240-Pin Max
.161 (4.10) 0.02 (0.50) .142 (3.60) .011 (0.27)
Min
A A1 A2 b D D1 E E1 e L L1 0.029 (0.73) 0.063 REF (1.60 REF) 0.125 (3.17) 0.009 (0.22) 1.23 BSC (31.2 BSC) 1.102 BSC (28.00 BSC) 1.23 BSC (31.2 BSC) 1.102 BSC (28.00 BSC) 0.025 BSC (0.65 BSC) -
Min
Min
0.01 (0.25) 0.126 (3.2) 0.007 (0.17) 1.360 BSC (34.6 BSC) 1.26 BSC (32.00 BSC) 1.360 BSC (34.6 BSC) 1.26 BSC (32.00 BSC) 0.0197 BSC (0.50 BSC)
Max
0.161 (4.10) 0.02 (0.50) 0.142 (3.60) 0.010 (0.27)
0.144 (3.67) 0.015 (0.38)
0.029 (0.75) 0.051 REF (1.30 REF)
NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.
http://www.mitelsemi.com
World Headquarters - Canada Tel: +1 (613) 592 2122 Fax: +1 (613) 592 6909 North America Tel: +1 (770) 486 0194 Fax: +1 (770) 631 8213 Asia/Pacific Tel: +65 333 6193 Fax: +65 333 6192 Europe, Middle East, and Africa (EMEA) Tel: +44 (0) 1793 518528 Fax: +44 (0) 1793 518581
Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel. This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request.
M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation Mitel Semiconductor is an ISO 9001 Registered Company Copyright 1999 MITEL Corporation All Rights Reserved Printed in CANADA TECHNICAL DOCUMENTATION - NOT FOR RESALE

▲Up To Search▲

Price & Availability of MT90826

	To Download MT90826 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .